One of the most importantt asks in the design process of VLSI circuits is the verification of the system. Timing verification maybeperformed by electric-level J.
Abstract. The verification of the timing requirements of large VLSI circuits is generally performed by using simulation or timing analysis on eachcombinational block of the circuit. Akey factor in timing analysis is the election of the delaymodel type.Pin-to-pin delaymodels are usually employed, but their application is limited in timing analysis when dealing with floating mode or complex gates. This paper does not introduce a delaym odel but ad elaym odel type called Transistor Path DelayM odel (TPDM). This new type of delaym odel is specially useful for timing analysis in floating mode, since it is not required to knowt he whole input sequence to apply it, and can manage complex CMOS gates. An algorithm to get upper bounds on the stabilization time of eachg ate output using TPDM is also introduced. simulation, but it demands huge execution times. An alternativei st iming simulation, that is faster because it uses less accurate delaym odels, although still requires exercising all possible input vector sequences. Designers can also rely on the input-independenta pproachf or estimating the critical delayo fV LSI circuits. This approachr epresents eachc ombinational block of the circuit as ad irect acyclic graph (DAG)[ 1], where nodes representg ates and edges representc onnections. The most simple solution relies on disregarding logic behaviour of gates and assuming the delayo ft he longest path as the critical delayo ft he combinational block.H ence, the critical delayp roblem of ac ombinational block is reduced to finding its longest path, whichc an be solved in linear time by the well-known topological sort algorithm. Sucha pproachi sr eferred to as static or topological timing analysis (TTA). However, there maynot exist anyinput pattern that exercises the longest path in the circuit, or conversely,itmay never transmit anysignal transition and hence, the critical delaym ay be smaller than the delayo ft he topologically longest path. Paths that never transmit as ignal transition are called false paths [2] or unsensitizable paths.
UnlikeT TA,f unctional timing analysis (FTA) takes into accountt he logic behaviour of gates so it is more accurate. This paper introduce anew type of delaymodel targeting FTA. We begin with a reviw of timing analysis related terminology.I ns ection 3w ew ill see the aplication of ap in-to-pin delaym odel in timing analysis. In section 4w ew ill see how TPDM can solvel acks of pin-to-pin delaym odels. In section 5w ew ill generalizate TPDM to deal with complex gates. Finally we will introduce algorithms to employT PDM in cubes imulation.
2F loating Delay: Delayo faCube
Timing analysis by pairs of vectors is computationally expensiveand can be too optimistic, since it assumes that primary inputs change simultaneously while memory elements mayp resentdifferentp ropagation times that can lead to misalignmenta tt he inputs. Another approachi st og et as afe upper bound for all the possible vector sequences ending in the same vector V .S uchabound is called the delayo ft he floating vector V .I fw ec alculate the delayo fa ll the possible floating vectors, the maximum of those delays will be an upper bound on the delayo ft he circuit. The delayt huso btained is referred to as the floating delayo ft he circuit. To calculate the delayo fafloating vector V ,e very node is assumed to be at an unknown state before instant0 ,a nd the primary inputs are assumed to be stable with value V after instant0 .A nu pper bound on the instantw hen each node becomes stable is then systematically calculated. Let be I the set of primary inputs of al ogic circuit C,a ni nput vector of C can be defined as af unction V : I → {0, 1} whose domain is I.E very W subset of
